The shrinkage in size of VLSI chips as well as improved energy efficiency is the need of the modern digital era. Using ternary logic instead of conventional binary logic helps to reduce circuit complexity and hence reduces chip area. Carbon nanotubes FET (CNTFET) are preferred over CMOS for logic design due to its high performance i.e. excellent transport property, low resistivity and higher current on-off ratio. The performance of ternary based logic gates is evaluated in terms of parameter such as power dissipation and delay.
Introduction
Multiple Valued logic (MVL) such as Ternary logic is considered over binary logic due to its considerable advantages such as reduced interconnects, chip area [3] , faster serial, serial-parallel arithmetic operations. MVL logic enhances the performance of CMOS technology in the logic design [6] .
Scaling down the dimensions in Si FET is the necessity in modern era but situation like short channel effect where electron are transferred directly between source and drain restricts further scaling as such effect causes parameters variation [9] . Using CNTFET, a nanoelectronic device provides the way for scaling process. Voltage mode MVL circuits are achieved through multi threshold design [7] . In CMOS, multi threshold is obtained by altering voltage across bulk terminal while in CNTFET it can be achieved by just using different diameters.
Carbon nanotube based FET
Single walled CNT (SWCNT) is made by rolling graphene sheet into cylindrical shape so that the structure is onedimensional. SWCNT is used to design electronics devices [8] in CNTFETs. CNT has excellent chemical, mechanical, electrical property. The chemical bond in CNT consists of sp 2 which provides it chemical strength. CNT is a good alternative since it provides carrier transportation in onedimensional thereby suppressing the scattering effect and also it has low power dissipation. SWCNTs electrical property can be either metallic or semiconducting depending on its chirality. Chirality (n, m) is decided by the chiral angle at which graphene sheets are rolled. The CNT is metallic when n = m and it is said to be semiconducting when n-m=3i, where I is an integer. Threshold 
Ternary basic gates
Ternary logic function is represented by 0, 1 and 2 which denote false, undefined and true value in a function. The voltage level representing these logic functions is as follows: 
Ternary inverter
There are basically three type of invertor represented as [2] :
Where C represents logic 0 for negative ternary inverter (NTI), logic 1 for standard ternary inverter (STI) and logic 2 for positive ternary inverter (PTI) .The schematic diagram of the ternary inverter along with its truth table is shown below: 
Ternary Half adder
In order to design arithmetic circuit it is better to design decoder first. The three output of ternary decoder (xo, x1, x2) are either at logic 0 or else at logic 2. A ternary Decoder schematic and its response to input x is given below: The buffer used in ternary adder is represented by logic as:
Where in is the input at the buffer while out is the output through it. Ternary half adder [11] has two inputs A and B respectively and two outputs namely sum and carry respectively. The decoders here provide the unary output 
Future Work
From the study it was found that CNTFET is the promising alternative to counter the scaling down problem in conventional Si-MOSFET. Moreover it has good transport property and high on-off current ratio thereby making it suitable for low-power and high performance designs. In future, we will design full adder, SRAM etc using ternary logic based CNTFET.
Conclusion
The ternary inverters, NAND, NOR and Half adder design simulation is performed using Hspice. The simulation shows high performance at low power voltage supply. The power dissipation across ternary half adder is 0.32µW and the delay across sum and carry are 66.64psec and 47.92psec respectively. 
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